English  |  正體中文  |  简体中文  |  Items with full text/Total items : 2737/2828
Visitors : 3514355      Online Users : 35
RC Version 4.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Please use this identifier to cite or link to this item: http://ir.lib.stu.edu.tw:80/ir/handle/310903100/2975

Title: 混沌系統之類滑動模式控制與具電容陣列結構之混沌系統實現
Quasi Sliding Mode Control of Chaotic Systems and Implementation of Chaotic Systems with Capacitor-Array Structure
Authors: 張簡培智
Pei-Jhih Jhang Jian
Contributors: 電腦與通訊系碩士班
顏錦柱
Keywords: 類滑動模式控制;抖振現象;同步控制;混沌抑制;電容陣列
Quasi Sliding Mode Control;Chattering Phenomenon;Synchronization;Chaos Suppression;Capacitor-array
Date: 2012
Issue Date: 2012-12-11 14:58:36 (UTC+8)
Publisher: 高雄市:[樹德科技大學電腦與通訊系碩士班]
Abstract: 本篇論文分為三章探討混沌系統之控制與應用。在第一章,主要提出以類滑動模式控制(Quasi Sliding Mode Control, QSMC)方法來穩定一個新的三階混沌系統,使其混沌狀態能夠被抑制。第二章,以前章所提出之QSMC方法,使主(master)與僕(slave)之廣義勞倫茲混沌系統(Generalized Lorenz Chaotic Systems)達成同步。在此兩章節所使用之類滑動模式控制方法,不僅可使混沌系統達到同步或穩定,而且,因其控制訊號輸入為連續,所以並不會產生傳統滑動模式控制(Sliding Mode Control, SMC)方法上,高頻率的抖動(Chattering)現象。此外,此類滑動模式控制方法亦能預估混沌系統穩定後狀態或同步後,訊號驅動誤差之落點範圍,並且同時具備傳統滑動模式控制的各項優點,如良好的強健性與快速響應速度等。第三章,將透過理論研究,設計一具電容陣列結構之混沌系統,使其混沌系統的響應速度可以任意調整,並在最後以實作電路之量測結果,驗證此響應速度可變機制的有效性。
In this dissertation, chaos suppression and synchronization for some classes of chaotic systems are proposed. In Chapter 1, the quasi sliding mode control (QSMC) is introduced to suppress a new structure chaotic system. In Chapter 2, the control scheme (QSMC) introduced in Chapter 1 is applied to achieve synchronization of generalized Lorenz chaotic systems. The QSMC proposed above not only prevents chattering phenomenon which frequently appears in the conventional sliding mode control systems, but also stabilizes and drive the synchronization errors between controlled systems into an arbitrary and predictable neighborhood of zero. Furthermore, QSMC also preserves with advantages of sliding mode control, such as fast response and robust performance. In Chapter 3, by theoretical studies, a capacitor-array structure is proposed such that that we can arbitrarily regulate the response speed of chaotic systems. Last, the capacitor-array circuit is implemented to confirm the effectiveness of the proposed design.
Appears in Collections:[電腦與通訊系(所)] 博碩士論文

Files in This Item:

File Description SizeFormat
index.html0KbHTML364View/Open
stu-101-s99637105-1.pdf全文2748KbAdobe PDF392View/Open


All items in STUAIR are protected by copyright, with all rights reserved.

 


無標題文件

著作權政策宣告:

1.

本網站之數位內容為樹德科技大學所收錄之機構典藏,無償提供學術研究與公眾教育等公益性使用,惟仍請適度,合理使用本網站之內容,以尊重著作權人之權益。商業上之利用,則請先取得著作權人之授權。
 
2. 本網站之製作,已盡力防止侵害著作權人之權益,如仍發現本網站之數位內容有侵害著作權人權益情事者,請權利人通知本校護人員(clairhsu@stu.edu.tw),維護人員將立即採取移除該數位著作等補救措施。
 
DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback